

100 →




FIG. 1




FIG. 3




FIG. 4





FIG. 5A






FIG. 6

FIG. 7 is a block diagram of a Non-Factorial Architecture (NFA) system, showing the internal components and their interconnections.




FIG. 7

112 →




FIG. 8




FIG. 9

FIG. 10 is a block diagram of a system for processing a stream of data. The system includes a data source 1000, a data processor 1002, and a data output 1004. The data source 1000 provides data to the data processor 1002, which processes the data and outputs the result to the data output 1004.




FIG. 11 is a block diagram of a parallel processing system. The system includes a plurality of array groups (120) and a plurality of mask groups (126). Each array group (120) is connected to a corresponding mask group (126) via a mask (122). The array groups (120) are connected to a plurality of enable logic blocks (1004) via a bus (1000). The enable logic blocks (1004) are connected to a plurality of compare circuits (1002) via a bus (1000). The compare circuits (1002) are connected to a plurality of full flag logic blocks (1006) via a bus (1000). The full flag logic blocks (1006) are connected to a plurality of array priority encoders (1008) via a bus (1000). The array priority encoders (1008) are connected to a full flag logic block (1010) via a bus (1000). The full flag logic block (1010) is connected to a full flag output (FF) via a bus (1000).





FIG. 11

1200


$$66N(1-1)$$